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Abstract
The Cotre Project 1 is aimed at providing a design methodology and an associated
software environment for the development of embedded realtime avionic systems. It
contributes to bridging the gap between requirements of such systems, typically ex-
pressed in Architecture Description Languages, and formal development techniques,
relying on system modeling and veriﬁcation. This paper presents the current status
of the language and platform adopted in Cotre project. The need for using various
formalisms leads us to adopt an intermediate language. We describe this language,
its translation in the chosen formalisms and present an application example.
Keywords: Realtime software engineering, realtime systems design and veriﬁca-
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1 Introduction
Software development in avionic systems is generally divided into four main
phases: analysis, design, implementation and target tests. The requirements
established during the analysis phase are not only oriented towards the func-
tional behaviour of these systems but also deal with non-functional aspects
such as time, safety, reliability, and performance constraints. Complexity and
particularly criticality of these systems requires a formal description able to
cover all these aspects at diﬀerent levels of abstraction as well as a rigorous
development relying on veriﬁcation.
The Cotre Project is a research initiative which provides a design method-
ology, based on a language (called in the following Cotre language) for static
and dynamic modeling of these systems. A software platform (called in the
following Cotre platform) is associated with this methodology and language,
in order to verify properties and perform automatic code generation.
The Cotre language proposed for the design phase allows us to describe the
system architecture, the behaviour of the hardware and software components
and their interactions as well as functional and non-functional requirements
on them. The Cotre software platform includes methods and tools associated
with this language. It supports static modeling, and veriﬁcation steps of the
design phase, and also allows us to derive a correct and robust implementation
of software functions on hardware components. The main properties to be
veriﬁed are related to:
• Resource utilization like for example processor workload, buﬀers overﬂow;
• Process and message schedulability, like for example execution order con-
straints, dependency ordering, time scheduling analysis, sensitivity analysis
for computing time;
• Time constraints like delay between events, time intervals for handling mes-
sages, response time above threshold, latency;
• Reliability and safety, like probability of failures with recovering, time and
space partition independence for safety levels;
• Functional constraints like correctness and robustness.
Section 2 describes the main characteristics of the language and platform
of the Cotre project. A version of the Cotre language dedicated to veriﬁcation
is presented in Section 3. Section 4 includes a discussion about the veriﬁcation
tools and the translation principles from the Cotre for Veriﬁcation language
to the veriﬁcation formalisms targeted. Finally, a veriﬁcation experiment is
presented in Section 5.
2 The Cotre project
The requirements expressed above, mainly in the architectural point of view,
lead us to design the Cotre language as an Architecture Description Language
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(ADL). The main concept underlying the use of an ADL is that requirement
analysis must produce a structural decomposition of a system into components
which will be developed independently. Most ADL languages provide the fol-
lowing basic modeling concepts: components, which correspond to computa-
tion or data storage units; connectors, which represent component interactions
and their rules; and ﬁnally conﬁgurations, which describe architectural struc-
tures from components and connectors [MT00]. Moreover, in this context, the
current standard eﬀorts of the Society of Automotive Engineers (SAE) to end
up in the deﬁnition of the Avionics Architecture Description Language AADL
[SAE02] must be taken into account.
Consequently, the Cotre language must allow us to describe in a graphical
and textual way the system architecture from hardware and software compo-
nents and also to express the properties to be veriﬁed. Besides, the repre-
sentation of each component must deal with the functional aspects, but also
express time, safety and performance characteristics. The deﬁnition of new
types of components, ports and connectors will be obtained by extensions of
existing ones, as in the ACME language [GMW97].
Moreover, in contrast with the majority of ADL languages, formal models
will be used to represent behaviours. Also, the Cotre language will allow us
to describe some kinds of non functional properties and to support diﬀerent
techniques for property analysis and veriﬁcation. This paper focuses on the
point of view of veriﬁcation.
COTRE Description Language
C1
Architecture +
Behaviour
Properties
C2
Simulation/Veriﬁcation/Evaluation/Test
Schedulability
Timed and
Untimed
Properties
Performance
Analysis
PDL
Hrt-Hood
AADL
Arinc Library
Extraction/Translation
FC1 FC2
Output/Diagnosis
Fig. 1. Cotre: language and platform
Figure 1 helps to understand the objectives of the Cotre language and
platform. The Cotre language must allow us to represent in a speciﬁcation
C1, the architecture of the system and the behaviour of the associated com-
ponents and also to express, in a speciﬁcation C2, the expected properties of
the component and its assumed environment.
The formal speciﬁcations FC1 and FC2, used for veriﬁcation are extracted
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from speciﬁcations C1 and C2 , according to the properties (temporal, safety,
etc . . . ) to be veriﬁed. Speciﬁcations can be improved from the results of
simulation, veriﬁcation or evaluation, either in their C1 and C2 Cotre lan-
guage representations or in their FC1 and FC2 formal representations. After
veriﬁcation, speciﬁc tools for test generation can be used to help deriving test
sequences for future implementation of the veriﬁed speciﬁcation.
A library containing operating system speciﬁc components, including those
for ARINC 653 [ARI97], an operating system API standard of common use in
avionics domain, supplies the designer with reusable components. With the
aim of reusing components, a description in Cotre language can also import
components in HRT-HOOD [BW95] or AADL standard language. For that,
compatibility of the Cotre language with these standards must be guaranteed.
The Cotre language is presently in a deﬁnition stage. Two views anchored
on diﬀerent aims but which will exist together in the ﬁnal version of the
language are present in the current stage of the development: the user view
and the veriﬁcation view . This duality leads us to deﬁne in a ﬁrst time
two languages: a Cotre for User  language ( U-Cotre ), closer to users and a
Cotre for Veriﬁcation language (V-Cotre ), closer to veriﬁcation formalisms.
The latter one acts as an intermediate language between U-Cotre and the
various formalisms used for the veriﬁcation. Figure 2 summarize the current
status of the Cotre project and shows the two views of the Cotre language.
U-Cotre
C1 + C2
Properties
- component
- environment
Behaviour
+ Architecture
V-CotreFC1 FC2
Translation
TS TA TPN
Temp. Logic
LTL/TCTL/...
≤,
Behaviour
Veriﬁcation Tools
Fig. 2. Cotre: The point of view of the veriﬁcation
The understanding of these two points of view and the convergence of these
two languages will lead to the deﬁnition of the Cotre language. We present in
the following section, the general characteristics which have been selected in
the deﬁnition of the V-Cotre language.
206
The Cotre project
3 The V-Cotre language
One of the characteristics of the Cotre platform, is to allow the use of diﬀerent
existing veriﬁcation formalisms and their associated veriﬁcation tools-suite.
Thus the existing software environments associated with these can be used
in the Cotre Platform. To achieve this objective, the Cotre consortium has
decided to deﬁne a common language interface, called in the sequel V-Cotre
, which constitues a common gateway between the user-level language (U-
Cotre ) and the target formalisms. The formalisms considered so far include
Transition Systems, Timed Automata and Time Petri Nets.
V-Cotre is not intended to be a new speciﬁcation formalism but simply
a common intermediate language whose objective is to ease translation from
U-Cotre to the target formalisms by factorizing part of the translation tasks.
The U-Cotre to V-Cotre translator constitutes a shared front-end for U-Cotre
to veriﬁcation formalisms. V-Cotre abstracts from U-Cotre information ir-
relevent to veriﬁcation, and interprets constructions which are independent
of all target veriﬁcation formalisms. V-Cotre primitives has been choosen to
that they preserve the semantics of U-Cotre programs, on one hand, and can
be easily translated into the target formalisms, on another hand. The trans-
lators from V-Cotre to veriﬁcation formalisms mostly amount to expansion
of the remaining constructions using a few predeﬁned patterns. For instance,
the choice of synchronous communications in V-Cotre allows a direct encod-
ing into veriﬁcation formalisms, timed operators oﬀered in V-Cotre admit a
straightforward translation into the target formalisms.
Deﬁnition of a formal operational real-time semantics for V-Cotre is still in
progress. Correctness of translation of programs into the target formalisms will
follow from proofs that translations from V-Cotre into the target formalisms
preserve program equivalence.
The main characteristics of V-Cotre are the following:
• The static architecture is hierarchical, and is described by components and
connectors. The component interface is composed of input or output ports.
Component interconnection is built with multi-sender and multi-receiver
connectors. They are made up by unidirectional ports.
• Dynamic behaviours are described by transition systems which are attached
with basic components of the Cotre program. These transition systems are
in fact communicating automata. Dynamic behaviours may also be attached
real-time constraints (periodic wait, periodicity, . . . ).
• The speciﬁcation of qualitative and quantitative properties is also allowed.
In order to express the expertise, we have introduced a family of generic
properties with their dedicated syntactic constructions.
In order to illustrate the V-Cotre representation and veriﬁcation process,
we present here a short example (called deadlock_veriﬁcation) stemming
from an AIRBUS speciﬁcation. We consider two periodic processes u1 (period
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= 1396) and u2 (period = 1726) which can use two semaphores s1 and s2, either
taken in the same order, or in inverted order (this case is shown in ﬁgure 3).
The veriﬁcation problem consists of an analysis of the deadlock possibility, in
both cases. Let us remark, that the problem is not trivial because of the drift
of activations due to the diﬀerent periods.
Fig. 3. Architecture of the example
3.1 Architecture description
The static architecture is built from the hierarchical structure of components
shown in ﬁgure 3. At the more abstract level, a speciﬁcation in V-Cotre is
expressed as a list of parameterized components. We consider two kinds of
parameters: typed communication ports and typed input data. The interface
of each component can contain classical types and also its properties in the
form of an agreement to be respected. The agreement part will be presented
in section 3.3
The implementation is described either as a composition of subcompo-
nents linked by connectors or as a process. Connectors allow to describe
in an explicit way a topology and a communication protocol among various
sender or receiver components. Cotre connectors are characterized by the
fact that they do not hide buﬀers. Sending can be blocking or not; Receiv-
ing is always blocking. We have considered the following protocols: broad-
cast to ready receivers and synchronous communication between one receiver
and one among n senders. For example, a rendez-vous protocol with two
senders and one receiver which carries natural numbers, will be described by:
connector Put[2→ 1] : nat.
For the deadlock_veriﬁcation, illustrated by ﬁgure 3, we present the main
component where the connectors P1,V1,P2,V2 connect the subcomponents s1
and s2, instances of the semaphore component, and u1 and u2, instances of
the process component.
component main
connector P1[2->1], V1[2->1], P2[2->1], V2[2->1]
subcomponent s1: semaphore(1, P1, V1)
subcomponent s2: semaphore(1, P2, V2)
subcomponent u1: process(0, 1396, 1396, 1, P1, P2, V1, V2, 1, 190, 10, 250, 150)
subcomponent u2: process(0, 1726, 1726, 2, P2, P1, V2, V1, 2, 190, 10, 250, 150)
end main
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3.2 Process description
The basic component is the process. To avoid explicit handling of clocks, we
have distinguished constructors for periodic and for sporadic processes. Each
process type is characterized by real time attributes (release time, period,
deadline, . . . ) which will be taken into account by the target formalisms.
The services for time management, process communication, and synchro-
nization are supplied by the ARINC 653 operating system. V-Cotre provide
abstractions for these services.
3.2.1 Behaviour description
Labeled transition systems are the semantics for the behaviours in V-Cotre.
The process behaviour is described as an inﬁnite loop with non deterministic
choice over guarded transitions. The transition guard consists of a boolean
expression and a communication (emission exp_port ! or reception exp_port
?). A time-out may be used to bound the waiting time for a transition.
The action part of transition can update local variables and wait between
m and n time units or wait for the next period (ARINC 653 periodic_wait
system call).
3.2.2 Basic components of the deadlock example
The semaphore component is described in V-Cotre as follows 2 .
component semaphore(n: int; P, V: in port)
var cpt: int
initially cpt = n
sporadic {
t1: from cpt > 0 when P? -> cpt := cpt-1
[] t2: from cpt < n when V? -> cpt := cpt+1
[] t3: from cpt = n when V? -> skip
}
end semaphore
The process model uses Wait_Semaphore and Signal_Semaphore services:
component process(delta, period, deadline: thetatype; prior: int;
Pa, Pb, Va, Vb: out port; ty:int; d1, d2, d3, d4: thetatype)
type PC = {PeriodicWait, Action1, WaitSemaphore1, Action2, WaitSemaphore2,
Action3, ReleaseSemaphore1, Action4, ReleaseSemaphore2}
var pc : PC
initially (ty = 1 => pc = PeriodicWait) & (ty = 2 => pc = Action1)
periodic(delta, period, deadline, prior) {
t1: from pc = PeriodicWait -> periodic_wait; pc := Action1
[] t2: from pc = Action1 -> delay(d1,d1); pc := WaitSemaphore1
[] t3: from pc = WaitSemaphore1 when Pa! -> pc := Action2
[] t4: from pc = Action2 -> delay(d2,d2); pc := WaitSemaphore2
[] t5: from pc = WaitSemaphore2 when Pb! -> pc := Action3
[] t6: from pc = Action3 -> delay(d3,d3); pc := ReleaseSemaphore2
[] t7: from pc = ReleaseSemaphore2 when Va! -> pc := Action4
[] t8: from pc = Action4 -> delay(d4,d4); pc := ReleaseSemaphore1
[] t9: from pc = ReleaseSemaphore1 when Vb! -> pc := PeriodicWait
}
end process
2 In ARINC 653, the traditional semaphore invariant #(P )−#(V )+cpt = n is not satisﬁed
due to t3. #(P ) is the number of achieved P operations.
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3.3 Compositional speciﬁcation
In addition to the declaration of typed ports which allow the communication
with other components, the component interface consists of an agreement
to be abided, with the intention to allow compositional validation. This
agreement includes not only the properties to be satisﬁed by the component,
but also assumptions on the environment.
agreement ::= requires id_component ['('exp,*')']
| property language : ident : formula
| property ident: prop
The environment speciﬁcation is made in an operational way, e.g. in terms
of an other component (clause requires).
Properties to be veriﬁed (clause property) can be expressed either
• as expert-oriented pre-deﬁned properties, e.g., deadlock, . . .
• or as tool-oriented properties directly expressed using the assertional lan-
guage of the target tool (TINA,UPPAAL).
The expert properties are temporal properties, eventually with explicit
time representation, introduced with the help of keywords. The aim is to spare
the user the trouble of handling formulae of temporal logic. The other aim is
to identify kinds of formulae for which particular speciﬁcation algorithms can
be proposed by the tools.
The semantics of the expert properties presented above can be expressed
in TCTL[ACD90] as shown in the folowing Table:
expert property temporal logic
no_deadlock AG EX true
reachable e [within d] EF[≤d] e
unreachable e ¬EF e
stable e AG e⇒ AX e
invariant e AG e
resettable [within d] AG EF[≤d] init
e1 leadsto e2 [within d] AG e1 ⇒ AF[≤d] e2
We can notice the following points:
• The veriﬁcation of a component property is realized after composition with
the required environment has been made; therefore, veriﬁcation is made on
close systems.
• init is a predicate that identiﬁes the initial state.
4 Veriﬁcation
In this section, we present the veriﬁcation aspects of the Cotre language and
platform. V-Cotre is essentially a common description for the underlying for-
malisms (Transition Systems, Timed Automata, Time Petri Nets). It is used
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as an intermediate representation between the high-level user description (U-
Cotre ) and these ones. Moreover, the Cotre platform includes a set of methods
and tools associated with these formalisms. In this section, we present the ver-
iﬁcation techniques and tools which are used in the Cotre platform, as well as
the translation principles from V-Cotre to the chosen formalisms.
4.1 Veriﬁcation techniques and tools
Qualitative and quantitative (timed) properties, invariance and accessibility,
abstraction and bisimulation are some of the kinds of properties that the
software development platform in Cotre project will allow to verify. Expressing
and checking these properties may require diﬀerent models, methods and tools,
each kind of model typically comes with its tool suite.
The veriﬁcation techniques available in the Cotre platform, are based on
formula satisfaction or on model comparison:
• When the expected properties of the system are expressed as an abstract
behaviour, veriﬁcation of the system turns out to check equivalence (or
inclusion for a speciﬁc behavioural pre-order) between the concrete system
and one of its abstractions. Diﬀerent equivalences or pre-orders may be con-
sidered in accordance with the property class (language equivalence, refusal
or acceptance semantics, bisimulations, . . . ). Available tools like Aldebaran
[FM91] allow such veriﬁcations. For timed systems, tools like Tina [BV03]
or Minim [TY96] allow to derive Time-abstracting bisimulations.
• When the expected properties are expressed by means of temporal logic
formulae, veriﬁcation of the system turns out to check that the system is
a model of a speciﬁc set of formulae. Diﬀerent temporal logics have been
considered: qualitative ones like LTL or CTL, or quantitative, such as their
timed extensions TLTL or TCTL. Diﬀerent model-checkers are considered
for such formulae, including SMV [BCMD90] for untimed properties, and
Uppaal [PL00] or Kronos [Yov97] for timed properties.
In many cases, state space explosion will be a major problem, as most of
these tools rely on some enumerative technique. Some tools, like Tina, include
reduction techniques, based on partial orders [RVB02]. Another alternative
is given by the LPV tool [DDL99], that relies on linear programming tech-
niques instead and avoids the problems due to the enumerative techniques.
Compositional veriﬁcation may be also considered since the speciﬁcation of a
Cotre component deﬁnes an agreement which captures not only its expected
behaviour but also its environment. In this context, we intend mainly to use
the veriﬁcation techniques based on pre-order and behaviour equivalences.
4.2 Translation principles from V-Cotre towards formalisms
We now present some principles for the translation of the system architec-
ture and implementation (including process and behaviour descriptions) into
211
The Cotre project
the chosen formalisms: transition systems, timed automata and time Petri
nets. On the other side, the translation of the agreement on properties into
a temporal logic formulae has been already presented.
4.2.1 From V-Cotre to Transition Systems
In this section, we target a synchronous product of transition systems where
each system performs one transition at a time. This model is for example
implemented by the SMV model checker using the synchronous composition
mode. The SMVmodular structure is suﬃciently close to the Cotre component
structure to allow a direct translation. Thus, the main translation points
concern communication, synchronization and real time features.
Synchronization. It is performed by exchanging signals through ports linked
by connectors. Connectors may be n-ary. We consider here N to 1 synchronous
communication which means that one of the emitters is synchronized with the
receiver. The translation principle is the following:
• Two boolean variables are associated, one with each end of a connector, and
passed as argument of the subcomponents in place of the connector ends,
one in input mode, and one in output mode.
• Each component sets the output variable associated to a port when a com-
munication is possible on this port.
• A coordination task analyses the responses of each component and non-
deterministically sets the input variables associated with the two ends of
one of the connectors.
• The actions associated with the signal exchanged are performed concur-
rently by each of the two selected processes.
Data communication. The principles are the same as in the previous case,
with data variables associated with boolean variables. The coordination task
also transmits the data values.
Real-time features. We introduce clock variables. They must be synchronously
updated by each process, so that each process responds at each cycle to one of
the commands: synchronize on an event, increment clock variables, perform a
local transition. Clock variables are bound by the deadline of the process.
• For periodic processes, a clock variable (clk) and a boolean variable (running)
are introduced. All existing transitions are guarded by the new boolean vari-
able which is set to false by the periodic_wait action. The clock is reset
when it reaches the period and the boolean is set to true when the initial
delta is reached.
• Delay actions are translated using another clock variable. The running
variable is set to false by the delay action and to true when the delay is
reached.
These principles have been applied to produce the SMV code for some
Cotre examples. Veriﬁcation can therefore be performed if discrete time is
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assumed. However, the eﬃciency of the translation which mainly comes to
consider the region graph (with some simpliﬁcations due to the fact that clock
variables are only compared to constants) greatly depends on the relative
values of these constants. Further abstractions should be considered to verify
systems with dates ranging in a wide interval, such as zone graphs.
4.2.2 From V-Cotre to Timed Automata
In this section, we discuss some technical aspects about the translation of
V-Cotre to the timed automaton model of Uppaal.
• The transition system model underlying Uppaal is close to that of V-Cotre.
More precisely, the implementation by Uppaal of a data automaton model
makes things easy.
• With respect to communication, Uppaal does not support data communica-
tion (it supports synchronization only). However, according to the current
implementation of Uppaal semantics it is easy to implement data commu-
nication through global data thanks to the following translation pattern:
- sending statement translation: c ! e
Uppaal s_st0 → s_st1{sync uc ! ; assign ug := e}
- receiving statement translation: c ? v
Uppaal r_st0 → r_st1{sync uc ? ; assign v := ug}
However, with respect to the broadcast, an atomic send to multiple re-
ceivers is not easy to implement.
• With respect to timing aspects, the V-Cotre constructors and temporal
statements are easy to implement within the timed automaton Uppaal
model. As an example, in the following, we describe how we translate
the periodic and the delay constructors.
The periodic constructor. First, let us recall that the parameters of this
constructor are the following:
- temporal attributes: a shift δ, a period T and a deadline τ supposed to
be less or equal than T.
- a behaviour.
Fig. 4. Translation of the periodic constructor
If we suppose that the behaviour can be represented by a timed automa-
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ton with a state term without successors, then the ﬁgure 4 illustrates the
timed automaton associated to the periodic constructor.
The ﬁgure 5 illustrates the deadlock example within Uppaal.
Fig. 5. Uppaal deadlock example
4.2.3 From V-Cotre to Time Petri Net
The translation from V-Cotre to Time Petri Net (TPN) deals with the repre-
sentation of a V-Cotre component. A V-Cotre component is either a process
(periodic or sporadic) or a composition of subcomponents and connectors.
With regards to a V-Cotre basic component, the periodic statement is
translated into a Time Petri net (TPN) periodic constructor which can be
introduced in a automatic way in the TPN representation. This constructor
can be found in ﬁgure 6.
Fig. 6. Periodic constructor in TPN
The process behaviour (sec. 3.2.1) can be modeled by a time Petri net. Its
translation is based on the following principles:
• label is represented by the name of the TPN transition;
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• when timeout exp is represented as a time interval deﬁned by exp on a
TPN transition;
• from exp represents the set of pre-condition of the TPN transition; an
expression exp involving disjunction requires to duplicate transitions;
• when exp_port ('?'|'!') is translated by a TPN transition labeled with
an emission (exp_port ('!')) or reception (exp_port ('?')) port;
• action part represents the post-conditions of the TPN transition and can
be viewed as a processing. The delay (n,m) element is translated by a
transition with a time interval. The periodic_wait element is translated
by a TPN constructor with a transition and two input places: one repre-
senting a waiting state (periodic_wait place) and other one representing
the beginning of each period.
Data processing will not be translated in TPN during this phase of the
project and exp is always translated by using constants.
To exemplify the translation process, we use some V-Cotre constructions
found in the Airbus example presented in section 3. The V-Cotre representa-
tion of theWait_Semaphore service in ARINC 653, including also the time-out
clause is represented by the transition:
t : from pc = WaitSemaphore when P ! -> pc := Action1
when timeout T -> pc := Action2
In ﬁgure 7 we present the TPN representations of semaphore model as
expressed in section 3.2 and Wait_Semaphore service, respecting the above
principles of translation from V-Cotre to TPN.
In the same way, all the components of the V-Cotre library for communica-
tion and synchronization objects, cited in section 3.2, can be translated into a
TPN library to be used in the latter, in compositions with process component
implementations which use their services.
Fig. 7. Time Petri net model for semaphore and Wait_Semaphore service
Figure 8 presents the TPN representation of the u1 component which is
an instantiation of the process component model presented in the section 3.2.
With regards to the composition of a system from components and con-
nectors, the translation process from a V-Cotre description into a time Petri
net leads to a global TPN representation which is built by merging transitions
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Fig. 8. Time Petri net for u1 process component
which have the same communication port name, taking also in account the
connector declarations. In this case, we must take care of the synchronization
when time is associated to transitions to be merged. The more robust method
to solve this problem consists, by the way of the introduction of an interme-
diate state, of allowing the synchronization only on transitions without time
constraints or immediate (those with time interval [0, 0]).
5 Properties veriﬁcation: a short example
5.1 Properties veriﬁcation
Using the previous TA and TPN models, we veriﬁed the no_deadlock prop-
erty, using Uppaal for the former and the Tina and Aldebaran tools for the
latter. When semaphores are caught in the same order, no deadlock is found.
When they are caught in inverted order, a deadlock is detected after a path
of 1233 transitions, in the shortest case.
Uppaal returns that sequence, but its length makes hard to understand
the initial cause of the deadlock.
Conversely to Uppaal, Tina computes an abstraction of the full state space
of the model, that can be fed to a property checker for further analyses. The
state class space Tina computed for the example is ﬁnite and is composed of
17442 state classes and 17888 transitions To understand in an abstract way
the reasons for deadlocks, we studied deadlock unavoidability. More precisely,
we determined:
• The set of states from which a deadlock is reachable (EF deadlock). That
set includes all states here;
• The set of states from which a deadlock is unavoidable (AF deadlock). 259
such states were found. Moreover, we found that all states except these are
part of a stationnary behaviour.
• The border states: those states part of the stationnary behaviour and having
a successor from which deadlock is unavoidable. We found 66 such states.
216
The Cotre project
5.2 Discussion
In this section, we discuss the implementation of V-Cotre .
• Binary synchronization is handled similarly in timed automata and Petri
nets tools (Uppaal and Tina). However, with respect to atomic multi-
synchronization, while it is easily implemented with Petri nets, it must
encoded as a speciﬁc protocol in Uppaal.
• Data and parameterization are better handled in Uppaal and SMV.
• The simulator of Uppaal is very easy to use and very useful for the ﬁrst
experiments on a model.
• In order to understand incorrect behaviours, faulty traces are not suﬃcient:
for instance, the faulty trace of the deadlock problem contains more than
1000 steps. It follows that analysis tools are required. The analysis tools
available within Tina allow more speciﬁc analysis for reasoning on a state
space while usual model checkers return only faulty traces.
• The real time constructors introduced in the Cotre language makes it inde-
pendent of the target formalism.
• The speciﬁcation language is at an early stage. We need more industrial
examples to assess it.
6 Conclusion
The Cotre Project is aimed at supplying to hardware and software designers
a methodology, a language and an environment to describe, verify and im-
plement embedded avionic systems. The Cotre language has been deﬁned to
describe architectures, behaviours and properties, taking into account func-
tional and non-functional requirements such as time constraints, reliability
and performance.
The Cotre language integrates various conceptual aspects such as composi-
tion, reﬁnement and hierarchy. It takes into account real time behaviours and
qualitative as well as quantitative properties. Therefore, it seems rich enough
for expressing most of the properties that are usually expressed in ADLs, on
one hand, and a semantic model that allows us to reason about the diﬀerent
abstractions that will be made for veriﬁcation purposes, on another hand.
We have presented the V-Cotre language which is used as a common inter-
face for diﬀerent veriﬁcation formalisms such as transition systems, automata,
Petri nets and their timed extensions. Two languages, U-Cotre and V-Cotre
have been deﬁned to allow the diﬀerent participant teams to progress concur-
rently. This duality permits us to integrate at the same time the industrial
expertise and the formal techniques. At the end of this project (by the be-
ginning of 2004), a unique Cotre language, will result from the convergence of
the User and Veriﬁcation views.
We have also presented in this paper the veriﬁcation aspects of the Cotre
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platform, by discussing the chosen methods and tools and showing the trans-
lation principles from V-Cotre to the various formalisms.
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